

Figure 1

100.041US01





Figure 4

Figure 2

MEMORY CIRCUIT

		Column																			
Address		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Memory Portion for Odd Time Slots	0																				
	1	1A	1B	1C	1D	2A	2B	2C	2D	3A	3B	3C	3D	4A	4B	4C	4D	5A	5B	5C	5D
	2																				
	3																				
	4																				
Memory Portion for Even Time Slots	5																				
	6																				
	7																				
	8																				
	9																				
Memory Portion for Even Time Slots	10																				
	11																				
	12	1A	1B	1C	1D	2A	2B	2C	2D	3A	3B	3C	3D	4A	4B	4C	4D	5A	5B	5C	5D
	13																				
	14																				
Memory Portion for Even Time Slots	15																				

Figure 3




FIGURE 5

MEMORY CIRCUIT




Figure 6

MEMORY CIRCUIT




Figure 7